Combining centralised and distributed testing

Robert M. Hierons, Brunel University

Many systems interact with their environment at distributed interfaces (ports) and sometimes it is not possible to place synchronised local testers at the ports of the system under test (SUT). There are then two main approaches to testing: having independent local testers or a single centralised tester that interacts asynchronously with the SUT. The power of using independent testers has been captured using implementation relation \textit{dioco}. In this paper we define implementation relation \textit{dioco}$_c$ for the centralised approach and prove that \textit{dioco} and \textit{dioco}$_c$ are incomparable. This shows that the frameworks detect different types of faults and so we devise a hybrid framework and define an implementation relation \textit{dioco}$_s$ for this. We prove that the hybrid framework is more powerful than the distributed and centralised approaches. We then prove that the Oracle problem is NP-complete for \textit{dioco}$_c$ and \textit{dioco}$_s$, but can be solved in polynomial time if we place an upper bound on the number of ports. Finally, we consider the problem of deciding whether there is a test case that is guaranteed to force a finite state model into a particular state or to distinguish two states, proving that both problems are undecidable for the centralised and hybrid frameworks.

Categories and Subject Descriptors: B4.5 [Reliability, Testing, and Fault-Tolerance]: Test generation; C.1.4 [Parallel Architectures]: Distributed architectures; D2.5 [Testing and Debugging]: Testing Tools; H.3.4 [Systems and Software]: Distributed systems

General Terms: Reliability, Verification

Additional Key Words and Phrases: Centralised testing, distributed testing, model based testing

ACM Reference Format:
DOI:http://dx.doi.org/10.1145/0000000.0000000

1. INTRODUCTION

Testing is a significant part of the software development process but is typically manual and, as a result, expensive and error prone. This observation has led to interest in automating testing including work on model-based testing (MBT) in which testing is based on a model of the required behaviour of the system under test (SUT) or some aspect of this (see, for example, [En-Nouaary 2013; Farchi et al. 2002; Grieskamp 2006; Hwang et al. 2012; Miller and Strooper 2012; Tahat et al. 2012; Tretmans 1996]). Given a model, there is the potential to automate test case generation and execution but also to automatically check that an observed behaviour is one allowed: the model acts as an Oracle. Recent industrial experience has shown that the use of MBT can lead to significant reductions in the cost of testing [Grieskamp et al. 2011] but MBT builds on much earlier work in the context of automata theory (see, for example, [Moore 1956; Hennie 1964; Chow 1978]).
Most work in MBT has focussed on testing from either finite state machines (FSMs) (see, for example, [Moore 1956; Hennie 1964; Gonenc 1970; Chow 1978; Lee and Yannakakis 1996; Hierons and Ural 2008b]) or input output transition systems (IOTs) (see, for example, [Tretmans 1996]). While the tester might produce a model in a more expressive language, such models are typically mapped to an FSM or IOTS by the MBT tool used (see, for example, [Farchi et al. 2002; Grieskamp 2006]). Typically, a model in a language such as state-charts can be mapped to an FSM or IOTS by either abstracting out the data or expanding the data. In the former the data is simply ignored, something that is possible when the data is not referred to in guards of transitions and so does not affect whether a path through a model is feasible. In the latter approach, each combination of logical state (of the model) and tuple of values of the model variables potentially forms a separate state of the IOTS or FSM (see, for example, [Petrenko et al. 2004]). A model written using a process algebra such as LOTOS can also be given an IOTS semantics. [Tretmans 2008].

The classic notion of correctness (implementation relation) used with IOTSs is \text{ico} [Tretmans 1996]. Recent work has showed that \text{ico} is equivalent to an alternative implementation relation called alternating simulation, used with interface automata, if the IOTs are input-enabled\footnote{An IOTS is input-enabled if for every state \(s\) and input \(i\) there is at least one transition from \(s\) with label \(i\).} [Veanes and Bjørner 2010]. As a result, it should be possible to adapt methods devised for IOTs and \text{ico} to languages whose semantics is expressed using alternating simulation. It has also been shown that, by including the notion of inputs being illegal in some states, it is possible to map between interface automata and FSMs [Aarts and Vaandrager 2010].

When testing from a model \(M\), we need to say what it means for the SUT to be correct. In this context, it is normal to assume that the SUT behaves like some unknown model \(N\), typically written using the same formalism as \(M\). This assumption is sometimes called the minimum hypothesis [Gaudel 1995] and allows one to formally state what it means for the SUT to be a correct implementation of \(M\) by defining an implementation relation between models \(N\) and \(M\). It is important to use a suitable implementation relation since this can be involved in driving test generation (the implementation relation states what behaviours constitute failures) and is used in solving the Oracle problem (of checking an observation against the specification). If we use the wrong implementation relation then automated testing might use inappropriate test cases (ones that cannot lead to failures) and might also give the wrong outcome (pass/fail) for a test.

Many systems interact with their environment at physically distributed interfaces, called ports, with important classes of such systems including communications protocols, web services, cloud systems, and wireless sensor networks. In testing such a system, it is sometimes possible to place separate testers at the ports and coordinate testing through the testers exchanging messages or being controlled by a central coordinator via message exchange [Cacciari and Rafiq 1999; Jard et al. 1998; Rafiq and Cacciari 2003]. However, this message exchange introduces a network overhead and can also introduce delays in testing since message exchange is not instantaneous. Two alternatives, that do not require additional coordination messages, have been described in the literature:

— Place a separate independent tester at each interface of the SUT and require these testers to act independently in communicating with the SUT [Chen et al. 2005; Chen and Ural 1995; Dssouli and von Bochmann 1985; 1986; Hierons and Ural 2008a].
The tester at a port $p$ has its own strategy, only observes events that occur at $p$, and interacts synchronously with the port $p$ of the SUT.

— Have a single centralised tester that interacts asynchronously with the separate ports of the SUT [Simão and Petrenko 2011].

Recent work has shown that the use of separate independent testers significantly affects testing. For example, even when testing from a deterministic finite state machine $M$, it is undecidable whether there is a test case that is guaranteed to reach a particular state $s$ of $M$ or distinguish two given states of $M$ [Hierons 2010]. In addition, the Oracle problem (of deciding whether an observation is consistent with the specification) is NP-complete [Hierons 2012b]. This contrasts with the case in which there is only a single port, where it is decidable whether there is a test case that reaches a state or distinguishes two states [Alur et al. 1995] and the Oracle problem corresponds to the membership problem for finite automata and so can be solved in low-order polynomial time. One of the reasons for the increased complexity of testing is that the testers cannot coordinate their actions and so each tester has only partial information about the sequence of events that has occurred. The alternative, of having a centralised tester, has the advantage of having only one tester and so no need to coordinate testing. However, it has the disadvantage that communication with the SUT is asynchronous and so there can be a loss of information regarding the relative order of inputs and outputs. For example, if the tester sends input $?i$, then sends input $?i'$, and finally observes output $!o$ then while it might appear that $!o$ was produced in response to $?i'$, it is possible that $!o$ was output before $?i'$ was received by the SUT and the observed order of events resulted from the communications latency. Interestingly, it appears that the centralised and distributed approaches have not previously been formally compared. Since the centralised approach has been described for input/output transition systems (IOTs) and the distributed approach has been investigated for both finite state machines and IOTs, this paper compares these approaches in the context of testing from an IOTS (the more general formalism).

We show that the centralised and distributed approaches are incomparable and so they will identify different sets of traces (sequences of inputs and outputs) of an SUT that are not defined by the specification. We therefore define a hybrid framework that combines these two approaches by having a centralised tester that interacts asynchronously with the SUT and local testers that observe local traces. We prove that this framework is strictly more effective than either the centralised or distributed approaches. Having defined the hybrid framework we investigate some standard testing problems. We prove that the Oracle problem is NP-complete for the hybrid and centralised approaches (it is already known that this is NP-complete for distributed testing [Hierons 2012b]). We also give an algorithm for the Oracle problem that operates in polynomial time when there is an upper bound on the number of ports. Thus, it appears that the Oracle problem being NP-complete may not be problematic for systems where there are only a few ports, an example being communications protocols where there are two ports. We then consider the problems of deciding whether there is a test case that is guaranteed to force an IOTS $M$ into a given state $s$ and whether there is a test case that is guaranteed to distinguish two states $s$ and $s'$ of an IOTS. We prove that these problems are generally undecidable for both the centralised and hybrid approaches.

In practice, one might allow the testers to exchange coordination messages in order to support testing and this topic has received much attention (see, for example, [Chen and Úral 1995; Cacciari and Rafiq 1999; Jourdan et al. 2006; Tai and Young 1998]). However, when testing a system with physically distributed interfaces (ports), the exchange of coordination messages is asynchronous and so this approach might add no
value beyond the centralised framework and it will then be weaker than the hybrid framework described in this paper. The problems addressed are therefore inherent in testing a system that has physically distributed interfaces: either we have independent distributed testers that interact synchronously with the SUT or we have one or more testers that interact asynchronously with the SUT. The use of coordination messages does not solve the underlying problem since the exchange of such coordination messages will be asynchronous.

The work in this paper relates to several lines of research. The early work in the area of distributed testing focussed on testing from an FSM and this work demonstrated that having distributed observations affects the ability of testing to distinguish between an SUT and a specification [Sarikaya and von Bochmann 1984; Dssouli and von Bochmann 1985; 1986]. This work also showed that the use of distributed testers can introduce controllability problems, which can make it harder to apply a given test case; essentially, the tester at a port might not know when to apply an input since it does not observe previous events at the other ports. Another line of work defined an implementation relation for distributed testing from an FSM for the case where we restrict attention to test cases that introduce no controllability problems [Hierons and Ural 2008b]. Only relatively recently have researchers investigated distributed testing when the specification is an IOTS, defining the implementation relation dioco for the case where there is a separate tester at each port of the SUT [Hierons et al. 2012]. It has also been shown that the Oracle problem is NP-complete for dioco [Hierons 2012b]. Earlier work defined the implementation relation mioco that adapts the implementation relation ioco, typically used for testing from a single port IOTS, for testing distributed systems. However, mioco does not take into account the distributed nature of observations: observations are still global traces with mioco differing from ioco through the SUT being allowed to block all input at a port (see, for example, [Brinksma et al. 1998; Heerink and Tretmans 1997; Li et al. 2004]). Recent work has investigated testing when interacting with the SUT through asynchronous channels [Hierons 2012a; Noroozi et al. 2011; Simão and Petrenko 2011; Weiglhofer and Wotawa 2009], but has only considered single-port systems. This work has shown that for first-in-first-out (FIFO) channels, it is possible to decide whether there is a test case that is guaranteed to move an IOTS into a particular state as long as the specification is not output-divergent [Hierons 2012a]. It has also defined implementation relations and shown that it is generally undecidable whether a model N of the SUT conforms to a specification M [Hierons 2013]. This latter result, that conformance is undecidable, immediately extends to centralised testing of an SUT that has distributed interfaces since the above result is for the special case where the SUT has only one port. There has also been work that considers the case where a single centralised tester interacts asynchronously with the separate ports of the SUT, an approach that the hybrid framework extends [Simão and Petrenko 2011].

There are several practical factors that motivate the work in this paper. First, many systems interact with their environment at multiple physically distributed ports with examples including communications protocols, web services, cloud systems, and wireless sensor networks. The problem of testing such systems is therefore important and, as noted above, it is not always feasible or desirable to synchronise testing through the exchange of coordination messages. It is important to use the correct implement-

---

2It is, however, known that testing can be synchronised using coordination messages when testing from a deterministic finite state machine since input and output alternate: having produced an output the SUT waits for the next input.

3An IOTS is output-divergent if it has a state from which it can take an infinite path that does not contain inputs.
Combining centralised and distributed testing

A:5

tation relation since this relation drives testing (it states what behaviours would constitute failures and so what test cases are potentially useful) and is also the basis of an automated Oracle. As a result, if we use the wrong implementation relation then testing can be inefficient and/or unsound. Having defined implementation relations it is also possible to formally reason about the differences between an SUT and a specification that can be found by testing and by comparing implementation relations we identify weaknesses in the previously discussed distributed and centralised approaches. We define a stronger approach, the hybrid framework, which is strictly more effective (in finding differences between the SUT and specification) than the centralised and distributed approaches. Interestingly, it transpires that the hybrid framework is more effective than separately applying both the centralised and distributed approaches. The decision problems examined in this paper are also important in the context of test automation: they either correspond to checking an observation against a model/specification (the Oracle problem) or to finding test cases that achieve certain objectives (reaching a state or distinguishing two states). The complexity and decidability results have the potential to inform practice and lead to notions of testability for distributed testing.

As previously discussed, the initial work regarding distributed testing was carried out in the context of communications protocols. Here there are two testers: when testing the implementation $N$ of a protocol there is an upper tester $U$ that acts as the layer above $N$ (it attempts to communicate using features provided by $N$) and there is a lower tester $L$ that sits on a separate machine. The use of separate independent testers for protocol conformance testing was formalised by ISO as the distributed test architecture [ISO/IEC 1995]. Now there are, however, many other classes of systems that interact with their environment at physically distributed interfaces. Consider, for example, the networked controllers in a car, aircraft or a manufacturing plant. These controllers access information from different sensors in real time, leading to interest in decentralised control (see, for example [Yang et al. 1999; Swigart and Lall 2011]) and potentially the need for distributed testing. While it may be possible to test individual components by employing a single tester, it seems likely that the testing of the system as a whole will require a distributed approach. Many companies have web services, with some functions potentially requiring the involvement of customers and staff at different locations, and here testing is likely to be distributed. There has also been increasing interest in online gaming; again, there are customers and staff at physically distributed locations. It seems likely that the importance of distribution will only increase if organisations continue to move some services to cloud systems.

The following are the main contributions of the paper. First, we define an implementation relation $\text{dioco}$, that corresponds to centralised testing of an SUT through asynchronous message exchange. We then prove that the implementation relations $\text{dioco}$ and $\text{dioco}$ are incomparable and so the corresponding approaches to testing find different classes of differences between the SUT and the specification. This leads to the definition of a hybrid framework and a corresponding implementation relation $\text{dioco}$, that is strictly stronger than both $\text{dioco}$ and $\text{dioco}$. We therefore know that this hybrid framework is more effective than the two previously described approaches. We then prove that the Oracle problem is NP-complete for both $\text{dioco}$ and $\text{dioco}$, but can be solved in polynomial time if there is an upper bound on the number of ports. We also show that, for the hybrid and centralised frameworks, it is undecidable whether there is a test case that is guaranteed to take an IOTS to a particular state or to distinguish two given states. The proof uses an IOTS that can be represented using an FSM and so the result also holds for FSMS.

The paper is structured as follows. In Section 2 we start by defining IOTSs and associated notation. In Section 3 we define an implementation relation $\text{dioco}$, for cen-
tralised testing of an SUT with distributed ports. In Section 4 we prove that dioco and dioco are incomparable. We therefore define a hybrid framework and corresponding implementation relation dioco, and prove that dioco, is strictly stronger than both dioco and dioco. Section 5 then explores the Oracle problem, proving that it is NP-complete for both dioco and dioco. In Section 6, we prove that, when applying a centralised or hybrid approach, it is undecidable whether there is a test case that is guaranteed to reach a particular state or distinguish two given states. Finally, we draw conclusions and discuss future work in Section 7.

2. PRELIMINARIES

2.1. Observations

This paper considers systems that interact with their environment at \( n > 1 \) physically distributed ports and we let \( P = \{1, \ldots, n\} \) denote the set of names of the ports. We let \( I \) denote the set of inputs that the SUT might receive and \( O \) denote the set of outputs that it might potentially produce. Given port \( p \) we let \( I_p \) denote the set of inputs at \( p \) and \( O_p \) denote the set of outputs at \( p \). We assume that the \( I_p \) partition \( I \) and the \( O_p \) partition \( O \): if necessary we can label inputs and outputs with the corresponding port number to ensure that this is the case. We use the normal convention where the name of an input is preceded by ‘?’ and the name of an output is preceded by ‘!’. We use subscripts to denote the port number and so, for example, \(?_{i_1}\) denotes an input at port \( 1 \) and \( !_{o_2}\) denotes an output at port \( 2 \).

The distributed test architecture is illustrated by Figure 1 in which \( T_1, T_2, \) and \( T_3 \) are the local testers and \( N \) is the SUT. The essential idea is that each tester interacts synchronously with the SUT and only observes the events (inputs and outputs) involved in its interaction with the SUT. Thus, no tester observes the global trace produced; each observes the projection in which it is involved, with this observation being called a local trace. Let us suppose, for example, that the SUT produces a trace \(?_{i_1}?_{i_2}!_{o_2}\) where input \(?_{i_1}\) is an input at port 1, \(?_{i_2}\) is an input at port 2, and \( !_{o_2}\) is an output at port 2. In this case the SUT produced \(?_{i_1}?_{i_2}!_{o_2}\), the tester at port 1 observed \(?_{i_1}\), and the tester at port 2 observed \(?_{i_2}!_{o_2}\). The testers are called local testers in order differentiate this situation from the case where there is a single global tester that observes all of the events.

Work in the context of testing from an IOTS often considers quiescence: the SUT is quiescent if it cannot change state or produce output without first receiving input. It is often assumed that quiescence can be observed and \( \delta \) is used to denote the observation of quiescence (in this paper we consider both the case where quiescent is observable and where it is not). Throughout the paper we let \( \text{Act} = I \cup O \cup \{\delta\} \) denote the set of

![Fig. 1. Distributed Test Architecture](image-url)
Combining centralised and distributed testing

A transition \( s \to s' \) should be interpreted as meaning that from state \( s \) it is possible to move to state \( s' \) with event \( a \in I \cup O \cup \{\tau\} \). We assume that \( I \) and \( O \) are disjoint and \( \tau \not\in I \cup O \). State \( s \in S \) is said to be quiescent if from \( s \) it is not possible to change state or produce output without first receiving input and \( \delta \) is used to represent the tester observing quiescence. We can extend \( T \), the transition relation, to \( T_\delta \) by adding the transition \( (s, \delta, s') \) for each quiescent state \( s \). IOTS \( M \) is input enabled if for all \( s \in S \) and \( ?! \in I \) there exists \( s' \in S \) such that \( (s, ?! \in I \) \) \( T_\delta \). An IOTS is output-divergent if it can reach a state in which there is an infinite path that contains outputs and internal events only.

Figure 2 gives an IOTS from [Hierons et al. 2012] that represents a distributed majority voting system; we will call this \( M_0 \). Two agents \( U \) and \( L \) interact with a system via their terminals. The initial state of \( M_0 \) is \( s_0 \); this is shown twice in order to simplify the diagram. The system starts by sending output \( !r_U \) to port \( U \) and then \( !r_L \) to port \( L \) to tell the agents that a poll is to start. Each agent then replies with a vote: \( ?!0 \) and \( ?!1 \) denote agent \( l \) voting 0 and 1 respectively and, similarly, \( ?u_0 \) and \( ?u_1 \) denote agent \( U \) voting 0 and 1 respectively. If the votes are identical then the SUT sends confirmation to the two agents; either \( 0!1 \) (to \( L \) and \( U \) respectively) if the vote was 0 and otherwise \( 1!1 \) and \( 1!1 \). If the votes differ then the process is repeated. Where a state \( s \) has no transition with an input \( ?x \) there is an implicit self-loop transition from \( s \) to \( s \) with input \( ?x \).

The global traces of IOTS \( M_0 \) include \( \sigma = !r_U !r_L ?!1 ?u_1 !1_U !1_L \) and this has corresponding local traces \( \pi_L (\sigma) = !r_L ?!1 !1_L \) and \( \pi_U (\sigma) = !r_U ?u_1 !1_U \). It is straightforward to see that \( M_0 \) is not output-divergent but that not all of its states are quiescent. For example, \( s_0 \)
is not quiescent since there is a transition from $s_0$ with output $!r_U$. In contrast, the state reached from $s_0$ by $!r_U!r_L$ is quiescent.

Let us suppose that we wish to test an SUT that should implement $M_0$ and we are interested in testing the behaviour that corresponds to trace $\sigma = !r_U!r_L?!u_1!l_U!l_L$. In distributed testing there would be a single tester at each port. The tester at $U$ would wait to observe output $!r_U$, would apply $?u_1$, and then wait to observe $!l_U$. Similarly, the tester at $L$ would wait to observe output $!r_L$, would apply $?l_1$, and then wait to observe $!l_L$. If, for example, the SUT produced trace $\sigma' = !r_U?!u_1!r_L?!l_1!l_U!l_L$, then the local testers would observe the expected local traces $!r_U?!u_1!l_U$ and $!r_L?!l_1!l_L$ and so $\sigma'$ would not lead to a failure. In the centralised approach the central tester might wait to observe $!r_U$ and $!r_L$ (in either order), then send $?u_1$ and $?l_1$ and finally wait to observe $!l_U$ and $!l_L$. Here, if the tester produced trace $\sigma'' = !r_U!r_L!l_U!l_L?!u_1$ then the tester might still observe $\sigma$ due to the message latency: even though the SUT produces $!l_U$ and $!l_L$ before receiving $?l_1$ and $?u_1$ the message delay leads to the tester observing $?l_1$ and $?u_1$ before $!l_U$ and $!l_L$.

As usual, in this paper we assume that all processes are input-enabled and are not output divergent. If a process is not input-enabled then typically it is possible to complete this process by adding either self-loops (denoting that an unspecified input should have no effect) or transitions to an error state (denoting the situation in which the SUT is allowed to do anything after an unspecified input). While this is not always possible, since an input $?i$ not being specified in state $s$ might correspond to the situation where $?i$ should not be received in state $s$, only considering input-enabled processes is not a significant restriction. We will restrict attention to processes that are not output-divergent since, as we will see, we wish to only consider traces of the SUT that take it to a quiescent state; as long as the SUT is not output-divergent, every trace of the SUT is a prefix of such a trace. In addition, output-divergence can be seen as being similar to a livelock and might reflect a failure. An alternative devised for dioco\(^4\) is to define

\(^4\)Distributed input-output conformance.
the implementation relation in terms of infinite traces [Hierons et al. 2012] but this complicates the exposition.

**Definition 2.2.** Given IOTS $M = (S, I, O, T, s_0)$ we use the following notation.

(1) If $(s, a, s') \in T$, for $a \in \text{Act} \cup \{\tau\}$, then we write $s \xrightarrow{a} s'$.

(2) We write $s \xrightarrow{\tau} s'$ if there exist $s_1, \ldots, s_k$, for $k \geq 1$, such that $s = s_1$, $s' = s_k$, $s_1 \xrightarrow{a_1} s_2, \ldots, s_{k-1} \xrightarrow{\tau} s_k$.

(3) We write $s \xrightarrow{\sigma} s'$, for $a \in \text{Act}$, if there exist $s_1, s_2$ such that $s \xrightarrow{\sigma} s_1$, $s_1 \xrightarrow{a} s_2$, and $s_2 \xrightarrow{\tau} s'$.

(4) We write $s \xrightarrow{a_1 \ldots a_k} s'$ for $\sigma = a_1 \ldots a_k \in \text{Act}^*$ if there exist $s_1, \ldots, s_{k+1}$, $s = s_1$, $s' = s_{k+1}$ such that for all $1 \leq i < k$ we have that $s_i \xrightarrow{a_i} s_{i+1}$.

(5) We write $s \xrightarrow{\sigma} s'$ if there exists $s'$ such that $s \xrightarrow{\sigma} s'$ and we say that $\sigma$ is a trace of $M$ if $s_0 \xrightarrow{\sigma}$. We let $\mathcal{T}(M)$ denote the set of traces of $M$. We say that trace $\sigma$ of $M$ is a quiescent trace if there is a quiescent state $s$ of $M$ such that $s_0 \xrightarrow{\sigma} s$.

Much of the research in testing state-based systems assumes that a test case is an input sequence. However, if we have nondeterminism in either the specification or the SUT then it can be useful to have adaptive test cases: test cases where the next action of the tester (send an input or wait and observe output) depends on the sequence of events that has been observed. Such test cases correspond to the notion of a strategy in game theory [Alur et al. 1995; Lee and Yannakakis 1994]. However, in the proof that it is undecidable whether there is a test case that is guaranteed to take an IOTS to a particular state we will use IOTSs with no outputs. Here adaptivity adds nothing and so it is sufficient to consider test cases that are input sequences and we do this since it simplifies the discussion.

### 3. IMPLEMENTATION RELATIONS FOR CENTRALISED AND DISTRIBUTED TESTING

The types of testing considered in this paper introduce implementation relations, which state whether testing can distinguish an SUT process $N$ from a specification process $M$. An implementation relation captures the power of a particular type of testing: its ability to lead to differences between $N$ and $M$ being observed.

One important decision to make regarding testing is the role of quiescence. Much of the work on testing from an IOTS assumes that quiescence is observed and, as noted earlier, represents this observation using $\delta$. However, when communicating with an SUT through asynchronous channels the observation of quiescence introduces additional issues since it requires either knowledge regarding message latency or the ability to determine the current contents of the channels. This may be feasible for some distributed systems that are on one site but otherwise it seems likely that this assumption will not hold. We therefore define two versions of each implementation relation: one in which we allow quiescence to be observed and one where we do not. However, we will assume that a complete test takes the SUT to a quiescent state since any output produced will eventually be observed. It will transpire that the main results in this paper are not affected by whether we can observe quiescence in testing: we prove the results for the case where quiescence is not observed but comment on what happens when we include quiescence.

First, we review the implementation relation $\text{dioco}$ introduced for distributed testing from an IOTS. The $\text{dioco}$ implementation relation is a version of the implementation relation $\text{ioco}$ [Tretmans 1996], which is widely used in work on testing from an IOTS that has a single port.
When we have independent distributed testers, the tester at port $p$ observes the projection $\pi_p(\sigma)$ of the global trace $\sigma$ that occurs. After testing has finished the projections are brought together and compared with the traces of the specification. We use projections of traces ending in quiescence in order to ensure that the local observations are all projections of the same global trace. To see why this is the case, consider the situation where the specification is $M_0$ and the SUT produces output sequence $!r_U!r_L$ before becoming quiescent. If we do not restrict ourselves to making observations in quiescent states then the tester at port $U$ might stop testing before it observes $!r_U$ and the tester at port $L$ might still observe $!r_L$ since the testers do not synchronise. We might then incorrectly conclude that the SUT produced a trace starting with $!r_L$. This could lead to the verdict fail if the SUT produced $!r_U!r_L$, even though $!r_U!r_L$ is a trace of the specification $M_0$.

The observation of projections of quiescent traces leads to the following definition of implementation relation $\text{dioco}$ [Hierons et al. 2012].

**Definition 3.1.** Given IOTSs $N$ and $M$ with the same inputs and outputs we have that $N$ $\text{dioco}$ $M$ if for every trace $\sigma \in \text{Act}^*$ such that $\sigma \delta \in T(R(N))$ we have that there exists a quiescent trace $\sigma' \in T(R(M))$ such that $\sigma' \sim \sigma$.

The following adapts $\text{dioco}$ to the case where we do not observe quiescence during testing.

**Definition 3.2.** Given IOTSs $N$ and $M$ with the same inputs and outputs we have that $N$ $\text{dioco}$ $M$ if for every trace $\sigma \in (\text{Act} \setminus \{\delta\})^*$ such that $\sigma \delta \in T(R(N))$ we have that there exists a quiescent trace $\sigma' \in T(R(M))$ such that $\sigma' \sim \sigma$.

As noted earlier, since we only consider processes that are not output-divergent, every trace of a process is a prefix of a quiescent trace.$^5$

Work on using a centralised tester also assumes that observations are made in quiescent states [Petrenko et al. 2003; Simão and Petrenko 2011] and we now explain how an implementation relation (that we call $\text{dioco}_r$) can be defined; previous work has not formally defined such an implementation relation. Work on asynchronous testing used the notion of a $\text{delay}$ operator that can be defined in the following way [Huo and Petrenko 2004].

**Definition 3.3.** Given trace $\sigma \in \text{Act}^*$, $\text{delay}(\sigma)$ is the smallest set of traces defined by the following rules.

1. $\sigma \in \text{delay}(\sigma)$
2. If $\sigma_1a^1a^2\sigma_2 \in \text{delay}(\sigma)$, $a^1 \in O$, $a^2 \in I$ then $\sigma_1a^2a^1\sigma_2 \in \text{delay}(\sigma)$

Given set $A$ of traces, we let $\text{delay}(A) = \cup_{\sigma \in A} \text{delay}(\sigma)$.

The idea is that if a trace $\sigma$ is one that can be produced by an IOTS that we are communicating with through asynchronous FIFO channels then the output can be observed later than it was produced by the IOTS; it can be delayed sufficiently to be observed after later input is sent. This is illustrated in Figure 3 in which time progresses as we go down the lines that represent the processes (the tester and the SUT), with this showing that $?i?i'0?i'0 \in \text{delay}(?i?i'0?i')$. Thus, given a trace $\sigma$ we have that $\text{delay}(\sigma)$ is the set of traces that might be observed if the SUT produces $\sigma$. For example, $!r_U!r_L?u_0$ is a trace of $M_0$ and we have that $\text{delay}(!r_U!r_L?u_0) = \{!r_U!r_L?u_0, !r_U?u_0!r_L?u_0!r_U!r_L\}$.

In distributed testing with a centralised tester and asynchronous channels there are separate channels to the different ports. Thus, without additional timing information,

$^5$Recent work has generalised $\text{dioco}$ to the case where processes can be output-divergent and has done this by considering infinite traces [Hierons et al. 2012].
we have relatively little information regarding the relative order of events at different ports: all we know is that if input $?i$ is sent after an output !$o$ is observed then $?i$ is received by the SUT after !$o$ was produced. This leads to a generalised delay operator parameterised by the port set.

**Definition 3.4.** Given port set $P$ and $\sigma \in \text{Act}^*$, $\text{delay}_P(\sigma)$ is the smallest set of traces defined by the following rules.

1. $\sigma \in \text{delay}_P(\sigma)$
2. If $\sigma_1a^1\sigma_2 \in \text{delay}_P(\sigma)$ then we have that $\sigma_1a^2\sigma_2 \in \text{delay}_P(\sigma)$ if one of the following holds:
   a. We have that $a^1$ and $a^2$ are at the same port, $a^1 \in O$, and $a^2 \in I$
   b. We have that $a^1$ and $a^2$ are at different ports and either $a^1 \in O$ or $a^2 \in I$.

Given set $A$ of traces, we let $\text{delay}_P(A) = \cup_{\sigma \in A} \text{delay}_P(\sigma)$.

If global trace $\sigma$ is produced by the SUT then $\text{delay}_P(\sigma)$ is the set of observations that might be made. For example, $!r_U!r_L?!l_0?!u_0$ is a trace of $M_0$ and we have that $?!l_0?!r_L?!u_0 \in \text{delay}_{\{U,L\}}(?!r_U?!r_L?!l_0?!u_0)$. This is because $?!r_U?!l_0?!r_L?!u_0 \in \text{delay}_{\{U,L\}}(?!r_U?!r_L?!l_0?!u_0)$ (rule 2a), $?!l_0?!r_U?!r_L?!u_0 \in \text{delay}_{\{U,L\}}(?!r_U?!l_0?!r_L?!u_0)$ (rule 2b), and $?!l_0?!r_L?!r_U?!u_0 \in \text{delay}_{\{U,L\}}(?!l_0?!r_U?!r_L?!u_0)$ (rule 2b).

The above definition adds the ability for an event $a^1$ to be delayed so that it is observed later than event $a^2$, which is at a different port, as long as we do not have that $a^1 \in I$ and $a^2 \in O$. The rules thus capture the following situations in which we can swap $a^1a^2$ when $a^1$ and $a^2$ are at different ports.

1. $a^1$ and $a^2$ are inputs: since there are separate channels between the different ports of the SUT and the centralised tester, the orders in which they were sent by the tester and received by the SUT may be different. This case it shown in Figure 4.
2. $a^1$ and $a^2$ are outputs: since there are separate channels between the different ports of the SUT and the centralised tester, the orders in which they were received by the tester and sent by the SUT may be different. This case it shown in Figure 5.
3. $a^1$ is an output and $a^2$ is an input: if output $a^1$ is produced by the SUT before input $a^2$ is received, it is possible that the tester observes the output after it sends the input. This case it shown in Figure 6.

---

**Fig. 3.** A delay in testing a single-port system
Fig. 4. Order of inputs swapped

Fig. 5. Order of outputs swapped

Fig. 6. Order of outputs swapped

ACM Transactions on Software Engineering and Methodology, Vol. V, No. N, Article A, Pub. date: January YYY.
The rules do not allow $a^1$ and $a^2$ to be swapped in the following cases.

(1) Both values are inputs at a common port $p$. Here the order is preserved as a result of communications being FIFO.

(2) Both values are outputs at a common port $p$. Here the order is preserved as a result of communications being FIFO.

(3) The values $a^1$ and $a^2$ are at different ports, $a^1$ is an input, and $a^2$ is an output. In this case the SUT receives input $a^1$ and then produces output $a^2$. In addition, the input is sent by the tester before it is received by the SUT, and the output is sent by the SUT before it is received by the tester. Thus, the tester sends $a^1$ before it receives $a^2$. This case is shown in Figure 7.

We can now define an implementation relation for centralised testing through asynchronous channels. This is not quite the same as the implementation relation implicit in the previous work [Simão and Petrenko 2011] since this previous work assumes that inputs are received by the SUT in the order they are sent even if they are sent to different ports. The paper notes that this assumption can be enforced in testing if we can determine when the input queues are empty; we only send inputs when all input queues are empty [Simão and Petrenko 2011]. However, it seems likely that many networks used by real systems will not allow the tester to determine when the network channels are empty. As a result, we do not assume that we can determine when the input queues are empty even though this will be possible for some systems. Note that an additional consequence of the earlier approach [Simão and Petrenko 2011] was that it was only possible to apply inputs in quiescent states and this clearly restricts testing since it does not allow some behaviours of the SUT to be explored.

First we define an implementation relation for the case in which it is possible to observe quiescence.

**Definition 3.5.** Given IOTs $N$ and $M$ with the same input and output alphabets we have that $N \xrightarrow{\text{dio}} M$ if for every trace $\sigma \in \text{Act}^*$ with $\sigma\delta \in T_r(N)$ we have that there exists a quiescent trace $\sigma' \in T_r(M)$ such that $\sigma \in \text{delay}_p(\sigma')$.

This requires that for every quiescent trace $\sigma$ of the SUT there is a quiescent trace $\sigma'$ of $M$ such that $\sigma$ is an observation that might be made if the SUT produces $\sigma'$; this is because $\text{delay}_p(\sigma')$ is the set of observations that might be made if the SUT produces
\( \sigma' \). For example, if we produce an IOTS \( M' \) from \( M_0 \) by swapping the labels (\( \triangleright r_U \) and \( \triangleright r_L \)) of the transitions on the path of length 2 from \( s_0 \) then we have that \( M'_0 \) \textbf{dioco} \( M_0 \).

Note that Definition 3.5 only refers to the traces of \( N \) and not to the set of observations that a centralised tester might make when interacting with \( N \). However, the actual observation need not be a trace of the SUT: if the SUT produces trace \( \sigma \) then the observation could be any element of \( \text{delay}_p(\sigma) \). Thus, we might instead have required that for every trace \( \sigma'' \) in \( \text{delay}_p(\sigma) \) there is some \( \sigma' \in \text{Tr}(M) \) such that \( \sigma'' \) is in \( \text{delay}_p(\sigma') \). The following shows that all of these observations are allowed if \( N \) \textbf{dioco} \( M \) and so this would lead to a definition that is equivalent to Definition 3.5.

**Proposition 3.6.** Let us suppose that \( N \) and \( M \) are IOTSs with the same input and output alphabets such that \( N \) \textbf{dioco} \( M \) and also that \( \sigma \in \text{Act}^* \) is a quiescent trace of \( N \). If \( \sigma'' \in \text{delay}_p(\sigma) \) then there exists a quiescent trace \( \sigma' \in \text{Tr}(M) \) such that \( \sigma'' \in \text{delay}_p(\sigma') \).

**Proof.** Since \( N \) \textbf{dioco} \( M \), there exists a quiescent trace \( \sigma' \in \text{Tr}(M) \) such that \( \sigma \in \text{delay}_p(\sigma') \). But, by the definition of \( \text{delay}_p \), since \( \sigma \in \text{delay}_p(\sigma') \) we have that all elements of \( \text{delay}_p(\sigma) \) are in \( \text{delay}_p(\sigma') \). The result thus follows. \( \Box \)

It is straightforward to adapt \textbf{dioco} to the case where we do not observe quiescence.

**Definition 3.7.** Given IOTSs \( N \) and \( M \) with the same input and output alphabets we have that \( N \) \textbf{dioco}_c \( M \) if for every trace \( \sigma \in (\text{Act} \setminus \{\delta\})^* \) with \( \sigma \delta \in \text{Tr}(N) \) we have that there exists a quiescent trace \( \sigma' \in \text{Tr}(M) \) such that \( \sigma \in \text{delay}_p(\sigma') \).

4. A HYBRID FRAMEWORK

Now that we have defined implementation relations for the centralised and distributed approaches it is possible to formally compare them. First we show that an SUT \( N \) might conform to the specification \( M \) in centralised testing but not in distributed testing. This shows that there are behaviours of possible SUTs that are not behaviours of the specification, and so can be seen as failures, where this can be identified in distributed testing but not in centralised testing.

**Proposition 4.1.** There are IOTSs \( N \) and \( M \) with the same input and output alphabets such that \( N \) \textbf{dioco}_c \( M \) but where we do not have that \( N \) \textbf{dioco} \( M \).

**Proof.** Consider the IOTSs \( M_1 \) and \( N_1 \) shown in Figure 8 in which there is only one port. The quiescent traces of \( N_1 \) are all those in the sets \{\( \epsilon \), \{?it\}\{?i\}\} and \{?it\}\{?i\}*. To see that \( N_1 \) \textbf{dioco} \( M_1 \) it is sufficient to observe that \( \epsilon \) and ?it are quiescent traces of \( M_1 \) and that ?it can be formed from the quiescent trace ?it of \( M_1 \) by delaying output. However, the quiescent trace ?it of \( N_1 \) is not equivalent to a trace of \( M_1 \) under ~ and so we have that \( N_1 \) does not conform to \( M_1 \) under \textbf{dioco} as required. \( \Box \)

The following shows that there are also cases where the centralised approach is more effective than distributed testing. This uses Figure 9 in which an arc with multiple labels corresponds to multiple transitions (one per label). For example, the arc from the initial state of \( M_2 \) with labels ?i1, ?i2 corresponds to two transitions: one with label ?i1 and one with label ?i2.

**Proposition 4.2.** There are IOTSs \( N \) and \( M \) with the same input and output alphabets such that \( N \) \textbf{dioco} \( M \) but where we do not have that \( N \) \textbf{dioco}_c \( M \).

**Proof.** Consider the IOTSs \( M_2 \) and \( N_2 \) shown in Figure 9 in which there are two ports. A quiescent trace of \( N_2 \) is either \( \epsilon \) or a sequence formed from the following by adding a (possibly empty) suffix that is an input sequence: ?i2, ?i1, ?i1, ?i2,
Different potential SUTs from the specification. The same examples show that the local tester at port \( p \) is responsible for sending input to the SUT and receives outputs. However, the chronously with the SUT and at each port \( p \) there is a centralised tester that interacts asynchronously with the SUT and at each port \( p \) there is a local tester. The centralised tester is responsible for sending input to the SUT and receives outputs. However, the local tester at port \( p \) logs the sequence of observations made at \( p \). Under this hybrid approach the centralised tester observes traces as with \( \text{dico} \), but in addition, the local projections of the global trace produced by the SUT are recorded.

The hybrid framework is outlined in Figure 10 in which \( N \) is the SUT, the \( T_p \) are local testers, and \( T \) is a centralised tester. Dotted lines denote asynchronous communications and solid lines denote synchronous communications. The observation made in
Fig. 10. Hybrid Test Architecture

testing consists of one trace that contains all of the events, observed by \( T \), in addition to the local traces. Thus, if the SUT produces global trace \( \sigma \) then the tester at port \( p \in P \) observes \( \pi_p(\sigma) \) and the centralised tester \( T \) observes some element of \( \text{delay}_p(\sigma) \). For example, if the SUT produced trace \( ?_1!_2?_2!_3 \) then the tester at port 1 observes \( ?_1 \), the tester at port 2 observes \( !_2?_2 \), and the centralised tester might observe \( ?_1!_2?_2!_3 \).

The hybrid and centralised approaches are identical when it comes to applying test cases: they only differ in the observations made. Let us suppose again that we test from \( M_0 \) (Figure 2) and we are interested in the trace \( \sigma = !_r!_U?_1!_L!_1?_1 \) and the SUT produces \( \sigma' = !_r!_U!_1!_L!_1?_1?_1 \). As with the centralised approach, the central tester might still observe \( \sigma \). However, the local testers will observe local traces \( !_r!_U?_1 \) and \( !_r!_L!_1?_1 \); once we gather together the test logs we will be able to determine that the trace was not \( \sigma \).

The effectiveness of the hybrid framework is represented by the following implementation relation.

**Definition 4.3.** Given IOTSs \( N \) and \( M \) with the same input and output alphabets we have that \( N \triangleright_{\text{dioco}} M \) if for every trace \( \sigma \in \text{Act}^* \) with \( \sigma\delta \in T_r(N) \) we have that there exists a quiescent trace \( \sigma' \in T_r(M) \) such that \( \sigma' \sim \sigma \) and \( \sigma \in \text{delay}_p(\sigma') \).

This essentially requires that the observation made, which is a set of local traces plus a global trace observed by the centralised tester, is also one that can be made when interacting with the specification.

If we cannot observe quiescence during testing then we obtain the following variation.

**Definition 4.4.** Given IOTSs \( N \) and \( M \) with the same input and output alphabets we have that \( N \triangleright_{\text{dioco}} M \) if for every trace \( \sigma \in (\text{Act}\setminus\{\delta\})^* \) with \( \sigma\delta \in T_r(N) \) we have that there exists a quiescent trace \( \sigma' \in T_r(M) \) such that \( \sigma' \sim \sigma \) and \( \sigma \in \text{delay}_p(\sigma') \).

The following shows how \( \triangleright_{\text{dioco}} \) relates to \( \triangleright_{\text{dioco}} \) and \( \triangleright_{\text{dioco}} \).

**Proposition 4.5.** Given IOTSs \( N \) and \( M \) with the same input and output alphabets, if we have that \( N \triangleright_{\text{dioco}} M \) then we also have that both \( N \triangleright_{\text{dioco}} M \) and \( N \triangleright_{\text{dioco}} M \) hold. In addition, it is possible for \( N \triangleright_{\text{dioco}} M \) to hold and for \( N \triangleright_{\text{dioco}} M \) not to hold or for \( N \triangleright_{\text{dioco}} M \) to hold and for \( N \triangleright_{\text{dioco}} M \) not to hold.

**Proof.** The first part is immediate from the definition. The second part follows in the same way as Propositions 4.1 and 4.2. □
Interestingly, \textit{dioco}, need not hold even if \textit{dioco} and \textit{dioco}, both hold. This tells us that the hybrid framework is more effective that separately applying both the centralised and distributed approaches.

**Proposition 4.6.** Given IOTSs $N$ and $M$ with the same input and output alphabets, it is possible for both $N$ \textit{dioco} $M$ and $N$ \textit{dioco}, $M$ not to hold.

**Proof.** Consider the IOTSs $M_3$ and $N_3$ shown in Figure 11 in which self-loops labelled with input are implicit (in order to make the processes input-enabled). The quiescent traces of $N_3$ are $!o_2!o_2$ and traces that can be formed by adding to $!o_2?!i_1!o_1$ a suffix in the form of a (possibly empty) input sequence. Clearly $!o_2!o_2$ is a quiescent trace of $M_3$ and so it is sufficient to consider traces starting with $!o_2?!i_1!o_1$.

Now consider the three implementation relations. We have that $N_3$ \textit{dioco} $M_3$ since $!o_2?!i_1!o_1 \sim?!i_1!o_1!o_2$ and $?!i_1!o_1!o_2$ is a trace of $M_3$. We have that $N_3$ \textit{dioco}, $M_3$ since $M_3$ has the trace $!o_2!o_1?!i_1$ and $!o_2?!i_1!o_1 \in \text{delay}_p(!o_2!o_1?!i_1)$. However, the trace $!o_2?!i_1!o_1$ is not allowed under \textit{dioco}, since we require a trace $\sigma$ that is equivalent to $!o_2?!i_1!o_1$ under $\sim$, the only such trace is $?!i_1!o_1!o_2$ but $!o_2?!i_1!o_1 \not\in \text{delay}_p(?i_1!o_1!o_2)$. The result therefore holds. \qed

It is straightforward to see that corresponding results also hold for \textit{dioco}', \textit{dioco}', and \textit{dioco}'s.

**5. The Oracle Problem**

The Oracle problem is that of deciding whether an observation is allowed by the specification. It is known that the Oracle problem is NP-hard when using the \textit{dioco} implementation relation [Hierons 2012b]. In this section we prove that it is also NP-hard to determine whether an observation is one allowed by a specification when using \textit{dioco}, or \textit{dioco}. We prove that the Oracle problem is NP-hard by showing that we can reduce the following problem to it.

**Definition 5.1.** Given boolean variables $z_1, \ldots, z_r$, let $C_1, \ldots, C_k$ denote sets of three literals, where each literal is either a variable $z_i$ or its negation. The \textit{one-in-three SAT problem} is: Does there exist an assignment to the boolean variables such that each $C_i$ contains exactly one true literal.

The one-in-three SAT problem considers the case where a proposition is written in conjunctive normal form $C_1 \land \ldots \land C_k$, each $C_i$ being the disjunction of three literals. The one-in-three SAT problem is known to be NP-complete [Schaefer 1978].
If we do not place restrictions on $M$ then the Oracle problem is undecided even for synchronous testing. We therefore restrict attention to the case where $M$ has finite sets of states, inputs and outputs. The following is adapted from the proof of the Oracle problem being NP-hard for $\text{dioco}$ [Hierons 2012b].

**Theorem 5.2.** Let us suppose that $M$ is an IOTS with finite sets of states, inputs and outputs. Given trace $\sigma \in \text{Act}^*$, the problem of deciding whether there exists a quiescent trace $\sigma'$ of $M$ such that $\sigma \in \text{delay}_p(\sigma')$ is NP-complete.

**Proof.** First we prove that the problem is in NP. In polynomial time we can randomly choose some $\sigma'$ such that $\sigma \in \text{delay}_p(\sigma')$. It is then possible to determine whether $\sigma'$ is a quiescent trace of $M$ in polynomial time: this corresponds to solving the membership problem for a finite automaton. Thus, a nondeterministic Turing machine can solve this problem in polynomial time by guessing a $\sigma'$ and then checking that it is allowed by $M$ and so the problem is in NP.

We now prove that this problem is NP-hard. The proof will operate by showing that the one-in-three SAT problem can be reduced to this problem. We thus suppose that we have boolean variables $z_1, \ldots, z_r$ and clauses $C_1, \ldots, C_k$. We will define an IOTS $M$ with $r + k$ ports, inputs $i_1, \ldots, i_r$ at ports $1, \ldots, r$ and outputs $o_{r+1}, \ldots, o_{r+k}$ at ports $r + 1, \ldots, r + k$.

IOTS $M$ has initial state $s_0$ and input $i_p$ ($1 \leq p \leq r$) in this state can lead to either of the following.

1. A transition with input $i_p$ that is followed by a sequence of transitions, returning to $s_0$, that (between them) send output $o_{r+j}$ to port $r+j$ if and only if $C_j$ contains literal $z_p$ and otherwise send no output to port $r+j$ ($1 \leq j \leq k$).
2. A transition with input $i_p$ that is followed by a sequence of transitions, returning to $s_0$, that (between them) send output $o_{r+j}$ to port $r+j$ if and only if $C_j$ contains literal $\neg z_p$ and otherwise send no output to port $r+j$ ($1 \leq j \leq k$).

If input is received in any of the states in these cycles, other than $s_0$, then $M$ moves to error state $s_e$ from which it produces output $o_e$ at port 1 and then moves to a state $s'_0$ that has only self-loop transitions labelled with inputs. There are also self-loop transitions labelled with inputs in state $s_e$ in order to make $M$ input-enabled.

Now consider the trace $\sigma = i_1 i_2 \ldots i_r o_{r+1} \ldots o_{r+k}$. Since output $o_e$ is not produced, if there exists a quiescent trace $\sigma'$ of $M$ such that $\sigma \in \text{delay}_p(\sigma')$ then each input $i_p$ in $\sigma'$ is received once and in state $s_0$. Since $\sigma'$ is a quiescent trace, $\sigma'$ must be able to take $M$ from $s_0$ to $s_0$. As a result, on receiving $i_p$, either an output is sent to all ports that correspond to clauses that contain literal $z_p$ or output is sent to all ports that correspond to clauses that contain literal $\neg z_p$. Thus, there exists quiescent $\sigma' \in \text{Tr}(M)$ such that $\sigma \in \text{delay}_p(\sigma')$ if and only if there exists an assignment to the boolean variables $z_1, \ldots, z_r$ such that each $C_i$ contains exactly one true literal. The result thus follows from the one-in-three SAT problem being NP-hard and it being possible to construct $M$ and $\sigma$ in polynomial time. $\square$

**Theorem 5.3.** The Oracle problem is NP-complete for $\text{dioco}$, $\text{dioco'}$, $\text{dioco}_c$, and $\text{dioco'}_c$.

**Proof.** The result for $\text{dioco}$ follows immediately from Theorem 5.2. For $\text{dioco}_c$, it is sufficient to observe that the example used in the proof of Theorem 5.2 only has one observation at each port and so the notions of observation are equivalent for the centralised and hybrid approaches. Finally, the proofs for $\text{dioco'}_c$ and $\text{dioco'}$, follow in the same way since we do not observe quiescence before the end of the trace. $\square$
We now consider the case where there is an upper bound on the number of ports and show that this allows us to define a polynomial time algorithm that solves the Oracle problem. This result suggests that the Oracle problem being NP-complete should not be a practical barrier for classes of systems such as communications protocols where there are only a few ports (typically two in the case of communications protocols).

Let us suppose that the centralised tester observes trace \( \sigma \) and the local tester at port \( p \) observes \( \sigma_p \) \((p \in P)\). Let us also suppose that all inputs and outputs are labelled by the tester in order to make them unique; this will allow us to place a partial order over a set of elements, rather than a multi-set. This can be achieved by, for example, replacing the occurrence of an observation \( a \) with the pair \((a, k)\) such that there have been exactly \(k\) previous observations of \(a\). Thus, for example, if the centralised tester observes \(?i_1!o_1?!i_2?i_1\) then we would use the trace \((?i_1, 1)(!o_1, 1)(?!i_2, 1)(?i_1, 2)\). Below we show how we can define a finite automaton \(M(\sigma, \sigma_1, \ldots, \sigma_n)\) that accepts all traces that the SUT might have produced given the observations made. Once we have done this, we simply ask whether there is any common trace in the languages defined by \(M\) and \(M(\sigma, \sigma_1, \ldots, \sigma_n)\), a problem that can be solved in time that is polynomial in the number of states of \(M\) and \(M(\sigma, \sigma_1, \ldots, \sigma_n)\).

Let \(E(\sigma)\) denote the set of observations (events) in \(\sigma\), labelled to make them unique if necessary. Given \(\sigma\) and the \(\sigma_p \ (p \in P)\) we define a partial order \(\ll\) on the observations in \(E(\sigma)\) such that given \(e, e' \in E(\sigma)\) we know that the SUT must have produced \(e\) before \(e'\) if and only if \(e \ll e'\). The partial order \(\ll\) is defined as follows.

**Definition 5.4.** Let us suppose that the central tester observes \(\sigma = e_1 \ldots e_k\) and the local trace observed at port \(p\) is \(\sigma_p \ (p \in P)\). For port \(p\) let \(\ll_p\) denote the ordering of the events at \(p\) in \(\sigma_p\). The partial order \(\ll\) is the transitive closure of the following, in which \(e_i, e_j \in E(\sigma)\).

1. \(e_i \ll e_j\) if there exists \(p \in P\) such that \(e_i, e_j \in Act_p\) and \(e_i <_p e_j\);
2. \(e_i \ll e_j\) if \(e_i \) and \(e_j\) are at different ports, \(i < j\), \(e_i \in O\), and \(e_j \in I\).

The following is immediate from the definition and says that the events ordered under \(\ll\) must have been produced in the same order by the SUT.

**Proposition 5.5.** If in testing the centralised tester observes trace \(\sigma\) and the local tester at port \(p\) observes \(\sigma_p\) \((p \in P)\) then the SUT must have produced a trace \(e_1 \ldots e_k\) that is a permutation of \(\sigma\) such that if \(e_i \ll e_j\) then \(i < j\).

From this it is clear also that if \(\sigma\) is a trace that the SUT might have produced then for every prefix \(\sigma'\) of \(\sigma\) we have that the set of observations \(E(\sigma')\) is downwardly closed under \(\ll\); if \(e \in E(\sigma')\) and \(e' \ll e\) then \(e' \in E(\sigma')\). This is the key property: we will define a finite automaton whose states correspond to the downwardly closed subsets of \(E(\sigma)\). First we briefly say what a finite automaton is.

**Definition 5.6.** A finite automaton \(N\) is defined by a tuple \((Q, A, U, q_0, F)\) such that \(Q\) is the finite set of states, \(A\) is the finite alphabet, \(U \subseteq Q \times A \times Q\) is the set of transitions, \(q_0 \in Q\) is the initial state, and \(F\) is the set of final states.

A finite automaton \(N = (Q, A, U, q_0, F)\) defines the language \(L(N)\) of labels of paths that start at the initial state of \(N\) and end at a final state from \(F\).

**Definition 5.7.** The finite automaton \(M(\sigma, \sigma_1, \ldots, \sigma_n)\) is defined by the tuple \((Q, I \cup O, U, q_0, F)\) in which \(Q\) is the set of subsets of \(E(\sigma)\) that are downwardly closed under \(\ll\), \(q_0\) is the empty set, \(F\) contains one final state which is \(E(\sigma)\), and \((q, a, q') \in U\) if and only if \(q' = q \cup \{a\}\).

The following is immediate from Proposition 5.5.
PROPOSITION 5.8. \( L(M(\sigma, \sigma_1, \ldots, \sigma_n)) \) is the set of traces that the SUT might have produced if in testing the centralised tester observes trace \( \sigma \) and the local tester at port \( p \) observes \( \sigma_p \) (all \( p \in P \)).

We therefore have the following result.

THEOREM 5.9. The Oracle problem when we have a centralised tester, local testers, an SUT with at most \( b \) ports, and an IOTS specification with at most \( \ell \) transitions can be solved in time of \( O(b|\sigma|^\ell) \).

PROOF. By Proposition 5.8, given \( \sigma \) and the \( \sigma_p \) (\( p \in P \)), it is sufficient to determine whether there is a trace of \( M \) that is accepted by \( M(\sigma, \sigma_1, \ldots, \sigma_n) \). Given two finite automata with \( k_1 \) and \( k_2 \) transitions one can decide whether their languages contain a common word by taking their product and performing a depth-first search for a final state. Since the product machine has \( O(k_1k_2) \) transitions and a depth-first search can be performed in linear time [Tarjan 1972], this can be achieved in \( O(k_1k_2) \) time.

Now consider the finite automaton \( M(\sigma, \sigma_1, \ldots, \sigma_n) \). A state of \( M(\sigma, \sigma_1, \ldots, \sigma_n) \) corresponds to a downwardly closed subset of \( E(\sigma) \). Observe that for a port \( p \), all events at \( p \) in \( E(\sigma) \) are ordered under \( \ll \) (forming a chain). Thus, every downwardly closed subset of \( E(\sigma) \) is defined by a set \( E' \) of events and all events below these under \( \ll \) and where for each port \( p \) we have that \( E' \) contains at most one event. Thus, \( M(\sigma, \sigma_1, \ldots, \sigma_n) \) has \( O(|\sigma|^b) \) states. Further, for a state \( q \) and port \( p \), since all events at \( p \) in \( E(\sigma) \) are ordered under \( \ll \) there is only one possible next event at \( p \). Thus, for each state \( q \) there are at most \( b \) transitions leaving \( q \). Thus, \( M(\sigma, \sigma_1, \ldots, \sigma_n) \) has \( O(b|\sigma|^\ell) \) transitions. The result therefore follows.

While this complexity is exponential in terms of \( b \), if we have an upper bound on the number of ports then the complexity is polynomial. This result is relevant for application domains where there are usually only a few ports. For example, for communication protocols there are typically two ports representing the two agents that are exchanging information. The distributed test architecture [ISO/IEC 1995], as standardised by ISO, has two ports \( U \) and \( L \) for this situation. Ports \( U \) and \( L \) represent the upper interface and lower interface respectively. The tester at \( U \) is an agent that interacts with the implementation of the protocol on a machine \( A \) (and so acts as a layer above the SUT in the protocol stack), while the tester at \( L \) is on a separate machine and interacts with the SUT through a physical network. See, for example, [Sarikaya and von Bochmann 1984; Dossouli and von Bochmann 1985; 1986].

6. REACHING AND DISTINGUISHING STATES

It is known that it is generally undecidable whether there is a distributed test case consisting of independent testers that is guaranteed to force a deterministic finite state machine \( M \) into a given state \( s \) or to distinguish two states \( s, s' \) of \( M \) [Hierons 2010]. Naturally, these results immediately extend to IOTSs even if we restrict the sets of states, inputs, and outputs to being finite. In this section we consider the corresponding problems for testing against an IOTS \( M \) using a single centralised tester that interacts asynchronously with \( M \) through FIFO channels. The IOTS \( M \) used in the proof will not produce any output before the objective is achieved and so we will see that the results apply to both the centralised and hybrid approaches. We start by considering the problem of reaching a state; the result regarding distinguishing states then follows easily.

The proof, that reachability is undecidable for distributed testing (as opposed to centralised testing or testing in the hybrid framework) [Hierons 2010], used the result that it is undecidable whether there is a winning strategy in multi-player games [Peterson and Reif 1979; Demaine and Hearn 2008]. In this section we adapt the proof of
Demaine and Hearn [Demaine and Hearn 2008], that it is undecidable whether there is a winning strategy in a multi-player game, to the problem of deciding whether there is a test case that is guaranteed to move an IOTS $M$ into state $s$ when using a centralised tester that interacts with $M$ through asynchronous channels. The proof also has some conceptual similarities to Floyd’s proof that Post’s Correspondence Problem is undecidable [Floyd 1964], as described by Davis and Weyuker [Davis and Weyuker 1993].

We will assume that we have been given a Turing Machine $TM$ that halts on an empty tape (it is said to halt if it reaches halting state $h$ and the tape is empty). We will show how a 2-port IOTS $MTM$ can be constructed such that deciding whether there is a test case guaranteed to take $MTM$ to a particular state $h_M$ is equivalent to deciding whether $TM$ halts, a problem that is known to be undecidable. All paths of $MTM$ will contain only inputs as labels and so in testing we gain nothing through being adaptive: the tester has no observations to use as the basis of adapting its behaviour.

In addition, the hybrid and centralised approaches are equivalent. A test case will thus correspond to an input sequence $\sigma$ and if $\sigma \in I^*$ is used then $MTM$ will receive an input sequence that is equivalent to $\sigma$ under $\sim$. An important property is that we cannot know which $\sigma' \sim \sigma$ is received by $MTM$ and so for $\sigma$ to be guaranteed to reach $h_M$ we require that all $\sigma' \sim \sigma$ are guaranteed to take $MTM$ to $h_M$. We will define $MTM$ with a state $h_M$ such that given an input sequence $\sigma$, the input sequence received by $MTM$ is guaranteed to reach $h_M$ if and only if the local traces $\pi_1(\sigma)$ and $\pi_2(\sigma)$ define the same halting computation of $TM$.

A computation of $TM$ is a sequence of consecutive configurations, starting with the initial configuration. A configuration of a Turing machine is defined by the current state, the tape contents, and the location of the tape head. We use the position of the state name, in a sequence defining a configuration, to indicate the location of the tape head. A sequence of the form $\sigma q \sigma'$ thus represents a configuration in which the state is $q$, the tape contains $\sigma \sigma'$ and the tape head is on the cell represented by the first element of $\sigma'$. The input set of $MTM$ will contain the special values $\#_1 \in I_1$ and $\#_2 \in I_2$ that will be used to separate configurations and also $\gamma_1$ and $\gamma_2$ that will be used to mark the end of a computation. Given Turing machine $TM$ with state set $Q$ and alphabet $\Sigma$, $MTM$ will have (disjoint) input alphabets $I_1 = \Sigma_1 \cup Q_1 \cup \{\#_1, \gamma_1\}$ and $I_2 = \Sigma_2 \cup Q_2 \cup \{\#_2, \gamma_2\}$ in which $\Sigma_1$ and $\Sigma_2$ are sets of copies of the elements of $\Sigma$ and $Q_1$ and $Q_2$ are sets of copies of the elements of $Q$. We use labels to ensure that the sets $\Sigma_1, \Sigma_2, Q_1, Q_2, \{\#_1, \gamma_1\}, \{\#_2, \gamma_2\}$ are pairwise disjoint.

Now consider two consecutive configurations $c_1$ and $c_2$ in a computation of $TM$ and assume that $c_1$ is represented by $\sigma_1 q_1 \sigma'_1$ and $c_2$ is represented by $\sigma_2 q_2 \sigma'_2$. The allowed differences between the sequences representing these configurations are defined by the transitions of $TM$ and cannot be more than three letters since at most the contents of the cell that the tape head is on is changed and the tape head moves one place. As a result, if we are given two sequences representing configurations $c_1$ and $c_2$ interleaved so that the values of $c_1$ and $c_2$ alternate (e.g. it starts with the first value from $c_1$, followed by the first value from $c_2$, then the second value from $c_1$ etc.) then we can check in finite (and bounded) space whether there is a transition that takes $TM$ from configuration $c_1$ to configuration $c_2$. This process involves looping while the values in the sequences are the same, then checking that the sequences of three values from the first change are consistent with the transitions of $TM$, and finally checking that there are no additional changes. Thus, if we are given the representations of $c_1$ and $c_2$ with values alternating then we can define an IOTS that checks whether $c_2$ is a configuration that can follow $c_1$ in a computation of $TM$. This check will be implemented by the component $CheckConf$ of $MTM$ described below.
The IOTS $M_{TM}$ will be constructed from a set of components that operate in parallel, synchronising on common events (inputs and outputs). Each component will have a state set and the target final state $h_M$ is thus a tuple of states: one for each component. We briefly outline the roles of these components before defining them.

1. **Start**$_p$, $1 \leq p \leq 2$, is a component that ends in the desired state $s_p$ that forms part of $h_M$ if and only if the projection on $p$ of the input sequence received starts with the initial configuration of $TM$. Thus, an input sequence $\sigma$ is guaranteed to take $M_{TM}$ to a state where **Start**$_p$ is in state $s_p$, $1 \leq p \leq 2$, if and only if the $\pi_1(\sigma)$ and $\pi_2(\sigma)$ both start with representations of the initial configuration of $TM$.

2. **End**$_p$, $1 \leq p \leq 2$, is a component that ends in the desired state $e_p$ that forms part of $h_M$ if and only if the projection on $p$ of the input sequence received ends with a representation of the halting configuration of $TM$ followed by $\gamma_p$. Thus, an input sequence $\sigma$ is guaranteed to take $M_{TM}$ to a state where **End**$_p$ is in state $e_p$, $1 \leq p \leq 2$, if and only if $\pi_1(\sigma)$ and $\pi_2(\sigma)$ both end with representations of the halting configuration of $TM$ followed by $\gamma_1$ and $\gamma_2$ respectively.

3. **CheckSeq** is a component that is guaranteed to end in state $h_S$ when given input sequence $\sigma$ if and only if $\pi_1(\sigma)$ and $\pi_2(\sigma)$ are equivalent (they are the same if labels are removed) and end with $\gamma_1$ and $\gamma_2$ respectively.

4. The component **CheckConf** relies on the projections $\pi_1(\sigma)$ and $\pi_2(\sigma)$ being equivalent and to start with representations of the initial configuration (checked by **Start**$_1$, **Start**$_2$, and **CheckSeq**). In this case the component **CheckConf** is guaranteed to end in state $h_C$ if and only if $\pi_1(\sigma)$ and $\pi_2(\sigma)$ represent the same computation of $TM$: a sequence of configurations $c_1 \ldots c_k$ such that for all $1 \leq i < k$ we have that $TM$ can move from $c_i$ to $c_{i+1}$.

The basic idea is that if input sequence $\sigma$ is guaranteed to take $M_{TM}$ to $h_M$ then we have that the following hold.

1. Both $\pi_1(\sigma)$ and $\pi_2(\sigma)$ start with representations of the initial configuration and end with representations of the halting configuration (as a result of **Start**$_1$, **Start**$_2$, **End**$_1$, **End**$_2$ ending in the desired states).

2. The projections $\pi_1(\sigma)$ and $\pi_2(\sigma)$ are equivalent up to labelling, as a result of **CheckSeq** ending in the desired state.

3. The projections $\pi_1(\sigma)$ and $\pi_2(\sigma)$ represent the same computation of $TM$, as a result of the above and **CheckConf** ending in the desired state.

Thus, if an input sequence $\sigma$ is guaranteed to take $M_{TM}$ to $h_M$ then we must have that $\pi_1(\sigma)$ and $\pi_2(\sigma)$ represent the same halting computation of $TM$. As a result, there is such an input sequence $\sigma$ if and only if $TM$ has a halting computation (an undecidable problem).

We will define $M_{TM}$ in terms of (IOTS) components acting in parallel. Given components $M_1$ and $M_2$, $M_1 \parallel M_2$ will denote $M_1$ and $M_2$ acting in parallel and synchronising on observable events. Since $M_{TM}$ will be formed from the parallel composition of several components, a state of $M_{TM}$ will be a tuple of the states of these components and whenever an input $?i$ is received by $M_{TM}$ each component takes a transition with label $?i$. We now describe the components, assuming that Turing machine $TM$ has been given.

Components **Start**$_1$ and **Start**$_2$ check that the projections of the input sequence $\sigma$ received both start with the unique initial configuration. Once this is confirmed these components move to states $s_1$ and $s_2$ and further transitions do not change their state. An input at port $q$ does not change the state of **Start**$_p$, $q \neq p$. State $h_M$ has these components being in states $s_1$ and $s_2$. We have the following property regarding an
input sequence $\sigma$ sent by a centralised tester (and the resultant input sequence $\sigma'$ received by the SUT).

**Lemma 6.1.** An input sequence $\sigma \in \text{Act}^*$ sent by a centralised tester is guaranteed to lead to Start$_1 \parallel$ Start$_2$ receiving an input sequence that takes it to state $(s_1, s_2)$ if and only if the local traces $\pi_1(\sigma)$ and $\pi_2(\sigma)$ both start with copies of the initial configuration of $TM$.

**Proof.** Consider $1 \leq p \leq 2$ and IOTS Start$_p$. By definition, inputs at port $q \neq p$ do not change the state of Start$_p$. By construction $\sigma$ takes Start$_p$ to state $s_p$ if and only if $\pi_p(\sigma)$ starts with a representation of the initial configuration of $TM$. The result therefore follows.

Component End$_p$, $1 \leq p \leq 2$, checks whether the projection on port $p$ of the trace received ends in the unique halting configuration followed by End; if this is the case then the component End$_p$ is in state $e_p$. Further input at $p$ after $\gamma_p$ takes End$_p$ to an error state, as does the input of $\gamma_p$ if not preceded by a description of the halting configuration. An input at port $q$ does not change the state of End$_p$, $q \neq p$. State $h_M$ has these components being in states $e_1$ and $e_2$.

**Lemma 6.2.** An input sequence $\sigma \in \text{Act}^*$ sent by a centralised tester is guaranteed to lead to End$_1 \parallel$ End$_2$ receiving an input sequence that takes it to state $(e_1, e_2)$ if and only if the local traces $\pi_1(\sigma)$ and $\pi_2(\sigma)$ both end with copies of the halting configuration of $TM$ followed by $\gamma_1$ and $\gamma_2$ respectively.

**Proof.** Consider $1 \leq p \leq 2$ and IOTS End$_p$. By definition, inputs at port $q \neq p$ do not change the state of End$_p$. By construction $\sigma$ takes End$_p$ to state $e_p$ if and only if $\pi_p(\sigma)$ ends with a representation of the halting configuration of $TM$ followed by $\gamma_p$. The result therefore follows.

There is a component CheckSeq that is responsible for checking that the projections $\pi_1(\sigma)$ and $\pi_2(\sigma)$ represent equivalent sequences (they only differ in the labels). This component is designed to be guaranteed to end in state $h_S$ when using $\sigma \in \text{Act}^*$ if and only if the projections $\pi_1(\sigma)$ and $\pi_2(\sigma)$ are equivalent up to labelling. This uses a flag seq, which can take on the values 0, 1, 2, 3, ⊥, ⊥, and ⊥ and initially is 0. The flag having value 0 represents a situation in which we know that the same number of inputs have been received at the ports. If seq is 0 and input $?i_p$ is received at port $1 \leq p \leq 2$ then $?i_p$ is stored and seq becomes $p$. If seq is 0 and input $?i_q$ is received at port $q \neq p$ and $?i_q$ is equivalent to the value $?i_p$ stored then seq becomes 0; if $?i_q$ is not equivalent to $?i_p$ then the component moves to state ⊥ and cannot then change state (state $h_M$ is then unreachable). Thus, if the sequence $\sigma' \sim \sigma$ received by $M_{TM}$ does alternate between values at ports 1 and 2 then this component ends in state seq = 0 if and only if the two projections are equivalent.

We now explain what happens if seq is 1 and input at port 1 is received or, equivalently, seq is 2 and input at port 2 is received; this can happen even if the two local traces are equivalent. In these cases we no longer compare inputs received at the ports (to ensure that we only need a finite number of states in making comparisons) and seq becomes ⊥ or ⊥ respectively. From ⊥ any input at port 2 moves the component to 3; from ⊥ any input at port 1 moves the component to 3. This avoids the possibility of a test sequence ‘cheating’, by having more inputs at a port $p$, by requiring that at least one more input $?i$ is received at the other port. Thus, if the local trace at a port $p$ is longer than the local trace at $q \neq p$ then the component can become stuck in the state ⊥; this is achieved by starting with an input at port $q$ and then alternating between the ports and finally apply the remaining elements from $p$.

ACM Transactions on Software Engineering and Methodology, Vol. V, No. N, Article A, Pub. date: January YYYY.
As a result of the above, if the two local traces do not have the same length then there is an interleaving that leads to the component being stuck in either $\bot_1$ or $\bot_2$ and, in addition, the final value can only be $\bot_1$ or $\bot_2$ if the two local traces have different lengths. If the two local traces have the same length then it is possible that the input sequence $\sigma'$ received has these alternating in which case the final state has $seq = 0$ if and only if the local traces are equivalent.

Thus, in order to ensure that this component ends with $seq$ being either 0 or 3 we require an input sequence with equivalent projections. If $\gamma_1$ and $\gamma_2$ have been received and $seq$ is either 0 or 3 then the component moves to the special state $h_S$, which is the state of CheckSeq in $h_M$. This component therefore has the following property.

**Lemma 6.3.** An input sequence $\sigma \in \text{Act}^*$ sent by a centralised tester is guaranteed to lead to CheckSeq receiving an input sequence that takes it to state $h_S$ if and only if the local traces $\pi_1(\sigma)$ and $\pi_2(\sigma)$ are equivalent up to labelling and end in $\gamma_1$ and $\gamma_2$ respectively.

**Proof.** Observe that the inputs in $\sigma$ can arrive in an order that alternates between inputs at port 1 and inputs at port 2. However, by construction in this case $\sigma$ takes CheckSeq to state $h_S$ if and only if $\pi_1(\sigma)$ and $\pi_2(\sigma)$ are equivalent up to labelling and end in $\gamma_1$ and $\gamma_2$ respectively. Thus, if $\sigma \in \text{Act}^*$ is guaranteed to take CheckSeq to state $h_S$ then the local traces $\pi_1(\sigma)$ and $\pi_2(\sigma)$ are equivalent up to labelling and end in $\gamma_1$ and $\gamma_2$ respectively.

Now consider the case where the local traces $\pi_1(\sigma)$ and $\pi_2(\sigma)$ are equivalent up to labelling and end in $\gamma_1$ and $\gamma_2$ respectively and we are required to prove that $\sigma$ must take CheckSeq to state $h_S$. If the values alternate between ports 1 and 2 then the result follows immediately. We therefore consider the case where the values do not alternate between ports 1 and 2 and so at some point we must have a subsequence of the form $a_pb_pc_q$ for ports $p \neq q$, $a_p, b_p \in \text{Act}_p$ and $c_q \in \text{Act}_q$. By construction, if CheckSeq was not already in state 3 then $a_pb_p$ takes it to state $\bot_p$ and $c_q$ then takes CheckSeq to state 3. From state 3 there is no change in state until $\gamma_1$ and $\gamma_2$ have been received and then CheckSeq moves to state $h_S$ as required. 

The final component CheckConf checks that two consecutive configurations form a valid change of configuration of $TM$. This component maintains a flag $conf$ that can take the values 0, 1, 2, or $\bot$. Similar to $seq$, $conf$ is used to state whether it is known that the current positions in the projections of $\sigma$ received so far either represent the same configuration ($conf = 0$), the configuration at port 1 represents the one after the configuration at port 2 ($conf = 1$), or the configuration at port 2 represents the one after the configuration at port 1 ($conf = 2$). Once the number of configurations differs by more than one, $conf$ becomes $\bot$. The value of $conf$ is updated when a new configuration separator ($\#_1$ or $\#_2$) is received. If $conf$ is either 1 or 2 and the most recently received values at the ports are $\#_1$ and $\#_2$ then the component checks - as far as possible - that the change in configuration is one that is allowed by $TM$. This process is only conclusive if the inputs at the two ports, for these two configurations, alternate: as discussed above we can then check in bounded space that the change in configuration is one allowed by $TM$. If the check is completed and the change in configuration is not one allowed then the component moves to state $\bot_C$ and it cannot then change state.

If this component is not in state $\bot_C$ when $\gamma_1$ and $\gamma_2$ have been received then it moves to the special state $hc$ that is required in $h_M$.

If CheckSeq is guaranteed to end in state $h_S$ then the projections of $\sigma$ on ports 1 and 2 must be equivalent (Lemma 6.3). For such a $\sigma$, if there are consecutive configurations $c$ and $c'$ such that $TM$ cannot move from $c$ to $c'$ then there is some $\sigma' \sim \sigma$ that will lead
to component CheckConf moving to state $\perp_C$; otherwise, CheckConf cannot move to state $\perp_C$.

**Lemma 6.4.** An input sequence $\sigma \in \text{Act}^*$ sent by a centralised tester is guaranteed to lead to CheckSeq $\parallel$ CheckConf receiving an input sequence that takes it to state $(h_S, h_C)$ if and only if the local traces $\pi_1(\sigma)$ and $\pi_2(\sigma)$ represent identical computations of $T_M$.

**Proof.** First assume that trace $\sigma \in \text{Act}^*$ is guaranteed to take CheckSeq $\parallel$ CheckConf to state $(h_S, h_C)$. By Proposition 6.3 we know that the local traces $\pi_1(\sigma)$ and $\pi_2(\sigma)$ are equivalent.

Now consider the interleaving in which the representation of the first configuration at port 1 arrives and then inputs alternate between the ports. By construction in this case $\sigma$ takes CheckSeq $\parallel$ CheckConf to state $(h_S, h_C)$ if and only if the local traces $\pi_1(\sigma)$ and $\pi_2(\sigma)$ represent identical computations of $T_M$. Thus, if $\sigma \in \text{Act}^*$ is guaranteed to take CheckSeq $\parallel$ CheckConf to state $(h_S, h_C)$ then the local traces $\pi_1(\sigma)$ and $\pi_2(\sigma)$ represent identical computations of $T_M$.

Now consider the case where the local traces $\pi_1(\sigma)$ and $\pi_2(\sigma)$ represent identical computations of $T_M$ and we are required to prove that $\sigma$ must take CheckSeq $\parallel$ CheckConf to state $(h_S, h_C)$. We will use proof by contradiction and assume that $\sigma$ is not guaranteed to take CheckSeq $\parallel$ CheckConf to state $(h_S, h_C)$. But this must mean that CheckConf can reach state $\perp_C$ (since otherwise the final $\gamma_1$ and $\gamma_2$ take it to $h_C$ and we know that CheckSeq must end in $h_S$). By construction, this can only be the case if $\pi_0(\gamma)$ represents a common sequence $c_1, \ldots, c_k$ of configurations of $T_M$ where there is some $1 \leq i < k$ such that $T_M$ cannot move from $c_i$ to $c_{i+1}$. But this contradicts $\pi_1(\sigma)$ and $\pi_2(\sigma)$ represent identical computations of $T_M$ as required. The result thus follows.

We are now in the position to prove that it is undecidable whether there is a test case that is guaranteed to move an IOTS model into a particular state. Since such problems are generally undecidable for single port systems if models are allowed to be infinite, we restrict attention to IOTSs with finite sets of states, inputs and outputs.

**Theorem 6.5. Let us suppose that $M$ is an IOTS with finite sets of states, inputs and outputs. The following problem is generally undecidable even if $M$ has only two ports: given state $s$ of $M$, is there a test case that is guaranteed to take $M$ to $s$ when testing is centralised and asynchronous?**

**Proof.** Given a Turing machine $T_M$ we construct $M_{T_M} = \text{Start}_1 \parallel \text{Start}_2 \parallel \text{End}_2 \parallel \text{CheckSeq} \parallel \text{CheckConf}$ and set $h_M = (s_1, s_2, e_1, e_2, h_S, h_C)$. Consider an input sequence $\sigma$ that is guaranteed to reach $h_M$ in $M_{T_M}$. From Lemma 6.3 we know that $\pi_1(\sigma) = \sigma_1 \gamma_1$ and $\pi_2(\sigma) = \sigma_2 \gamma_2$ for some $\sigma_1 \in (\text{Act}_1 \setminus \{\gamma_1\})^*$ and $\sigma_2 \in (\text{Act}_2 \setminus \{\gamma_2\})^*$. From Lemma 6.1 we must have that $\sigma_1$ and $\sigma_2$ both start with copies of the initial configuration of $T_M$ and by Lemma 6.2 we know that $\sigma_1$ and $\sigma_2$ both end with copies of the halting configuration of $T_M$. By Lemma 6.3 we know that $\sigma_1$ and $\sigma_2$ are identical up to labelling. Further, by Lemma 6.4 we know that $\sigma_1$ and $\sigma_2$ represent computations of $T_M$. Thus, $\sigma$ is guaranteed to take $M_{T_M}$ to $h_M$ if and only if $\sigma_1$ and $\sigma_2$ represent the same halting computation of $T_M$. The result thus follows from the halting problem for Turing machines being undecidable.

Now consider the problem of finding a test case that is guaranteed to distinguish two states of an IOTS $M$. A test case distinguishes two states $s$ and $s'$ of $M$ if there is no observation that can be made when applying the test case when $M$ is in state $s$ and also when applying the test case when $M$ is in state $s'$. Similar to [Alur et al. 1995; Hierons 2010], we show that the problem of reaching a state can be expressed in
terms of distinguishing two states; it is straightforward to show that the result is not
affected by whether one can observe quiescence in testing.

**Theorem 6.6.** The following problem is generally undecidable: given states $s$ and $s'$ of IOTS $M$, is there a test case that is guaranteed to distinguish between $s$ and $s'$ when testing is centralised and asynchronous?

**Proof.** From Theorem 6.5 we know that reachability is undecidable even if we restrict to IOTSs that have no transitions labelled with outputs. We therefore let $M = (S, I, O, T, s_0)$ be an IOTS that has no transitions labelled with outputs ($O = \emptyset$), let $S = \{s_1, \ldots, s_m\}$ and let $s_k$ be a state of $M$. We now define an IOTS $M'$ where a test case is guaranteed to reach $s_k$ in $M$ if and only if it is guaranteed to distinguish between two particular states of $M'$. We define two copies $M_1$ and $M_2$ of $M$, where $M_1$ is a copy of $M$ and $M_2$ is a copy of $M$ in which we add a transition with label $!o$ from state $s_k$ to a new state $s_e$ from which all transitions are self-loops with input. Then, consider IOTS $M'$ that is the disjoint union of $M_1$ and $M_2$ and the problem of distinguishing the initial states of $M_1$ and $M_2$. Clearly, a test case is guaranteed to distinguish the initial states of $M_1$ and $M_2$ in $M'$ if and only if it is guaranteed to take $M$ to state $s_k$. Thus, the result follows from Theorem 6.5. \hfill \Box

Since all states except $s_k$ are quiescent it is straightforward to see that the ability to observe quiescence does not affect the proof.

7. CONCLUSIONS

This paper considered the testing of a system that interacts with its environment through distributed interfaces, called ports. Such systems are relatively common, with examples including communications protocols, web services, cloud systems, and wireless sensor networks. For such systems it is not possible to have a single tester that interacts synchronously with all of the ports of the system under test (SUT). Two alternative approaches to testing have previously been discussed: either we have multiple independent distributed testers that interact synchronously with the ports of the SUT or we have a centralised tester that interacts asynchronously with these ports. The former approach has been represented in terms of an implementation relation dioco and in this paper we defined an implementation relation dioco, for the centralised approach.

We showed that the implementation relations dioco and dioco, are incomparable and so the two approaches to testing find different traces not defined by the specification and so potentially different faults. Based on this observation we defined a hybrid framework that has a centralised tester and also a local tester at each port with the local tester at port $p$ observing the sequence of events at $p$. This leads to a strictly stronger implementation relation dioco, and so to more effective testing. There are two versions of each implementation relation: one for situations in which quiescence can be observed during testing and one for when it cannot. However, the main results hold for both versions. Interestingly, the hybrid framework is more effective than separately applying both the centralised and distributed approaches.

Having defined the hybrid framework, we explored properties of this and the centralised approach. We proved that the Oracle problem, of deciding whether an observation is consistent with the specification, is NP-complete for both. However, we gave a polynomial time solution for the case where there is an upper bound on the number of ports. This suggests that the Oracle problem being NP-complete should not be a barrier for systems where there are only a few ports. An example of this is communications protocols, which have two ports. It also suggests that there are benefits in using tests that have relatively few local testers. We also showed that in both the centralised
Combining centralised and distributed testing

and hybrid frameworks it is generally undecidable whether there is a test case that is guaranteed to take an IOTS model to a particular state or that is guaranteed to distinguish two states. The problems considered are all motivated by test automation: either the desire to automatically check an observation against a specification or to automatically generate test cases that achieve certain objectives. The results also have the potential to feed into notions of testability for distributed testing.

It is possible to change the hybrid framework by making one of the local testers also act as the centralised tester. This would lead to a slightly different implementation relation. We did not do this since it would lead to a slightly more involved definition of the delay operator and so would complicate the exposition. However, it should be straightforward to adapt the proofs to such a case by, for example, taking the constructions/IOTSs defined and adding a local tester that is also the centralised tester but makes no local observation. Thus, such a change should not affect the main results.

There are several lines of future work. First, while we know that it is generally undecidable whether there is a test case that is guaranteed to force an IOTS into a particular state or to distinguish two states, it would be interesting to explore conditions under which these problems become decidable. There may also be other useful conditions under which the Oracle problem can be solved in polynomial time. Both of these have the potential to feed into notions of testability for distributed testing. There is also the important problem of extending this work to non-FIFO channels. It is straightforward to adapt the implementation relations and hybrid framework to the case where there are non-FIFO channels; it is sufficient to change the definition of the generalised delay operator to allow inputs to port p to overtake one another and outputs from p also to overtake one another. The proof of the Oracle problem being NP-complete also applies to the non-FIFO case since the trace used in the proof that the problem is NP-hard has only one event at a port p (so the FIFO and non-FIFO cases coincide). In contrast, it appears not to be possible to directly extend the proof that reachability is undecidable.

REFERENCES


ACM Transactions on Software Engineering and Methodology, Vol. V, No. N, Article A, Pub. date: January YYYY.


ACM Transactions on Software Engineering and Methodology, Vol. V, No. N, Article A, Pub. date: January YYYY.
Combining centralised and distributed testing


