Please use this identifier to cite or link to this item: http://bura.brunel.ac.uk/handle/2438/12126
Full metadata record
DC FieldValueLanguage
dc.contributor.authorHierons, RM-
dc.contributor.authorTurker, U-
dc.date.accessioned2016-02-18T11:55:36Z-
dc.date.available2016-02-18T11:55:36Z-
dc.date.issued2016-
dc.identifier.citationIEEE Transactions on Computers, Forthcooming, (2016)en_US
dc.identifier.issn0018-9340-
dc.identifier.urihttps://ieeexplore.ieee.org/document/7415960-
dc.identifier.urihttps://bura.brunel.ac.uk/handle/2438/12126-
dc.description© 2019 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.-
dc.description.abstractMany automated finite state machine (FSM) based test generation algorithms require that a characterising set (CS) or a set of harmonised state identifiers (HSIs) is first produced.The only previously published algorithms for partial FSMs were brute-force algorithms with exponential worst case time complexity. This paper presents polynomial time algorithms and also massively parallel implementations of both the polynomial time algorithms and the brute-force algorithms. In the experiments the parallel algorithms scaled better than the sequential algorithms and took much less time. Interestingly, while the parallel version of the polynomial time algorithm was fastest for most sizes of FSMs, the parallel version of the brute-force algorithm scaled better due to lower memory requirements.en_US
dc.description.sponsorshipThis work was supported by The Scientific and Technological Research Council of Turkey (TUBITAK) under grant 1059B191400424 and by the NVIDIA corporation.en_US
dc.language.isoenen_US
dc.publisherInstitute of Electrical and Electronics Engineers (IEEE)en_US
dc.subjectSoftware engineering/software/program verificationen_US
dc.subjectSoftware engineering/testing and debuggingen_US
dc.subjectSoftware engineering/test designen_US
dc.subjectFinite state machineen_US
dc.subjectCharacterising setsen_US
dc.subjectHarmonised state identifiersen_US
dc.subjectGeneral purpose graphics processing unitsen_US
dc.titleParallel algorithms for generating harmonised state identifiers and characterising setsen_US
dc.typeArticleen_US
dc.identifier.doihttps://doi.org/10.1109/TC.2016.2532869-
dc.relation.isPartOfIEEE Transactions on Computers-
pubs.publication-statusAccepted-
pubs.publication-statusAccepted-
pubs.publication-statusAccepted-
dcterms.rights© 2019 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.-
Appears in Collections:Dept of Computer Science Research Papers

Files in This Item:
File Description SizeFormat 
Fulltext.pdf1.36 MBUnknownView/Open


Items in BURA are protected by copyright, with all rights reserved, unless otherwise indicated.