Please use this identifier to cite or link to this item: http://bura.brunel.ac.uk/handle/2438/3626
Title: Parallelised max-log-MAP model
Authors: Loo, KK
Keywords: Turbo code;DSP;Implementation;Max-log-map
Issue Date: 2002
Publisher: IEEE
Citation: Electronics Letters 38(17): 971-972, Aug 2002
Abstract: A paralleliscd max-Log-MAP model (P-max-Log-MAP) that exploits the sub-word parallelism and very long instruction word architccture of a microprocessor or a digital signal processor (DSP) is presented. The proposed model rcduccs considerably thc computational complexity of the max-Log-MAP algorithm; valid therefore facilitates easy implementation.
URI: http://bura.brunel.ac.uk/handle/2438/3626
ISSN: 0013-5194
Appears in Collections:Electronic and Computer Engineering
Dept of Electronic and Computer Engineering Research Papers

Files in This Item:
File Description SizeFormat 
J32.pdf243.93 kBAdobe PDFView/Open


Items in BURA are protected by copyright, with all rights reserved, unless otherwise indicated.