Please use this identifier to cite or link to this item:
http://bura.brunel.ac.uk/handle/2438/11933
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lopes, RHC | - |
dc.contributor.author | Reid, ID | - |
dc.contributor.author | Hobson, PR | - |
dc.coverage.spatial | Pisa, Italy | - |
dc.coverage.spatial | Pisa, Italy | - |
dc.date.accessioned | 2016-01-27T16:27:32Z | - |
dc.date.available | 2016-01-27T16:27:32Z | - |
dc.date.issued | 2014 | - |
dc.identifier.citation | GPU Computing in High-Energy Physics Conference, Pisa, Italy, pp. 30-35, (10-12 September 2014) | en_US |
dc.identifier.isbn | 978-3-935702-92-8 | - |
dc.identifier.uri | http://www.desy.de/ | - |
dc.identifier.uri | http://bura.brunel.ac.uk/handle/2438/11933 | - |
dc.description.abstract | Standard parallel computing operations are considered in the context of algorithms for solving 3D graph problems which have applications, e.g., in vertex finding in HEP. Exploiting GPUs for tree-accumulation and graph algorithms is challenging: GPUs offer extreme computational power and high memory-access bandwidth, combined with a model of fine-grained parallelism perhaps not suiting the irregular distribution of linked representations of graph data structures. Achieving data-race free computations may demand serialization through atomic transactions, inevitably producing poor parallel performance. A Minimum Spanning Tree algorithm for GPUs is presented, its implementation discussed, and its efficiency evaluated on GPU and multicore architectures. | en_US |
dc.format.extent | 30 - 35 (6) | - |
dc.language.iso | en | en_US |
dc.publisher | Verlag Deutsches Elektronen-Synchrotron | en_US |
dc.source | GPU Computing in High-Energy Physics Conference 2014 (GPUHEP2014) | - |
dc.source | GPU Computing in High-Energy Physics Conference 2014 (GPUHEP2014) | - |
dc.title | Tree Contraction, Connected Components, Minimum Spanning Trees: a GPU Path to Vertex Fitting | en_US |
dc.type | Conference Paper | en_US |
dc.identifier.doi | http://dx.doi.org/10.3204/DESY-PROC-2014-05/5 | - |
dc.relation.isPartOf | DESY-PROC-2014-05 | - |
pubs.finish-date | 2014-12-12 | - |
pubs.finish-date | 2014-12-12 | - |
pubs.publication-status | Published | - |
pubs.publication-status | Published | - |
pubs.start-date | 2014-12-10 | - |
pubs.start-date | 2014-12-10 | - |
Appears in Collections: | Dept of Electronic and Electrical Engineering Research Papers |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
Fulltext.pdf | 137.67 kB | Adobe PDF | View/Open |
Items in BURA are protected by copyright, with all rights reserved, unless otherwise indicated.