Please use this identifier to cite or link to this item:
Full metadata record
DC FieldValueLanguage
dc.contributor.authorKalganova, T-
dc.contributor.editorBouchon-Meunier, B-
dc.contributor.editorFoulloy, L-
dc.contributor.editorYager, RR-
dc.coverage.spatialAnnecy, France-
dc.coverage.spatialAnnecy, France-
dc.identifier.citationThe 9th International Conference on Information Processing and Management of Uncertain Knowledge-Based Systems IPMU, Annecy, France, 2, pp. 689 - 696, (2002)en_US
dc.description.abstractOne of the actual problems in the evolvable hardware is the evolvability of logic circuits. In order to understand better the nature of existing problem, the probabilistic analysis can be used. This paper aims to investigate how the circuit layout evolution is carried out. This is interesting thing to do for two main reasons. Firstly, to investigate what type of genes mostly influence on the algorithm performance in evolvable hardware. Secondly, to see how effective an allocation of active logic gates might be in a digital circuit design task. In order to achieve this goal we investigate the genotypes of the best chromosomes which bring some improvements in evolutionary process. The logic circuits have been evolved using circuit layout evolution.en_US
dc.format.extent689 - 696-
dc.sourceIPMU 2002-
dc.sourceIPMU 2002-
dc.subjectEvolutionary computationen_US
dc.subjectEvolvable hardwareen_US
dc.titleA probabilistic approach to analyse the evolutionary process in circuit designen_US
dc.typeConference Paperen_US
dc.relation.isPartOfProceedings of the 9th International Conference on Information Processing and Management of Uncertain Knowledge-Based Systems, IPMU 2002-
Appears in Collections:Dept of Electronic and Electrical Engineering Research Papers

Files in This Item:
File Description SizeFormat 
Fulltext.pdf1.25 MBAdobe PDFView/Open

Items in BURA are protected by copyright, with all rights reserved, unless otherwise indicated.