Improving EHW performance introducing a new decomposition strategy

Please use this identifier to cite or link to this item: http://bura.brunel.ac.uk/handle/2438/2563

Full metadata record

DC Field	Value	Language
dc.contributor.author	Stomeo, E	-
dc.contributor.author	Kalganova, T	-
dc.coverage.spatial	6	en
dc.date.accessioned	2008-08-01T14:47:27Z	-
dc.date.available	2008-08-01T14:47:27Z	-
dc.date.issued	2004	-
dc.identifier.citation	Proceedings of the 5th International Conference on Recent Advances in Soft Computing, Nottingham, United Kingdom December 2004. pp. 466 - 471	en
dc.identifier.isbn	0-7803-8643-4	-
dc.identifier.uri	http://bura.brunel.ac.uk/handle/2438/2563	-
dc.description.abstract	This paper describes a new type of decomposition strategy for Evolvable Hardware, which tackles the problem of scalability. Several logic circuits from the MCNC benchmark have been evolved and compared with other Evolvable Hardware techniques. The results demonstrate that the proposed method improves the evolution of logic circuits in terms of time and fitness function in comparison with BIE and standard EHW.	en
dc.format.extent	1030426 bytes	-
dc.format.mimetype	application/pdf	-
dc.language.iso	en	-
dc.publisher	IEEE	en
dc.subject	Evolvable hardware	en
dc.subject	Evolutionary computation	en
dc.subject	Logic design	en
dc.subject	Problem decomposition	en
dc.title	Improving EHW performance introducing a new decomposition strategy	en
dc.type	Conference Paper	en
dc.identifier.doi	http://dx.doi.org/10.1109/ICCIS.2004.1460455	-
Appears in Collections:	Electronic and Electrical Engineering Dept of Electronic and Electrical Engineering Research Papers

Files in This Item:

File	Description	Size	Format
2004_IEEE_CIS final.pdf		1.01 MB	Adobe PDF	View/Open