Please use this identifier to cite or link to this item:
http://bura.brunel.ac.uk/handle/2438/29860
Title: | Time-Frequency Hybrid Neuromorphic Computing Architecture Development for Battery State-of-Health Estimation |
Authors: | Ji, X Chen, Y Wang, J Zhou, G Lai, CS Dong, Z |
Keywords: | neuromorphic computing;circuit design;memristor;lithium-ion battery;state-of-health estimation |
Issue Date: | 23-Aug-2024 |
Publisher: | Institute of Electrical and Electronics Engineers (IEEE) |
Citation: | Ji, X. et al. (2024) 'Time-Frequency Hybrid Neuromorphic Computing Architecture Development for Battery State-of-Health Estimation', IEEE Internet of Things Journal, 0 (early access), pp. 1 - 16. doi: 10.1109/JIOT.2024.3448350. |
Abstract: | With the rapid adoption of Internet of things (IoT) and artificial intelligence (AI), lithium-ion battery state-of-health (SOH) estimation plays an important role in guaranteeing the secure and stable functioning of various domains. However, the majority of the existing methods are constrained by factors such as transmission latency, computational energy, and computing speed. To address these challenges, we develop a time-frequency hybrid neuromorphic computing architecture for battery SOH estimation. Specifically, an eco-friendly, biodegradable memristor crossbar array is designed, enabling high energy efficiency and high-performance density in the proposed system. To improve the understanding of the designed time-frequency hybrid neuromorphic computing system, a local information extraction module, a time-frequency feature fusion module, and a global information perception module are proposed. Furthermore, the proposed system is validated on two publicly available battery ageing datasets (i.e., the CALCE-CS2 dataset and the NASA dataset). The experimental results show that the system exhibits superior performance to that of the state-of-the-art (SOTA) methods in terms of estimation accuracy (highest estimation accuracy), time consumption (approximately 8 12 times faster), and transmission latency (approximately 10 times faster). This study is expected to promote the advancement and evolution of next-generation computing systems, enabling the realization of low power consumption and high-density information processing in IoT scenarios. |
URI: | https://bura.brunel.ac.uk/handle/2438/29860 |
DOI: | https://doi.org/10.1109/JIOT.2024.3448350 |
Other Identifiers: | ORCiD: Xiaoyue Ji https://orcid.org/0000-0002-3526-5215 ORCiD: Junfan Wang https://orcid.org/0000-0001-8403-2875 ORCiD: Guangdong Zhou https://orcid.org/0000-0002-5824-9488 ORCiD: Chun Sing Lai https://orcid.org/0000-0002-4169-4438 ORCiD: Zhekang Dong https://orcid.org/0000-0003-4639-3834 |
Appears in Collections: | Dept of Electronic and Electrical Engineering Research Papers |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
FullText.pdf | Copyright © 2024 Institute of Electrical and Electronics Engineers (IEEE). Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works (see: https://journals.ieeeauthorcenter.ieee.org/become-an-ieee-journal-author/publishing-ethics/guidelines-and-policies/post-publicationpolicies/). | 3.36 MB | Adobe PDF | View/Open |
Items in BURA are protected by copyright, with all rights reserved, unless otherwise indicated.