Brunel University Research Archive(BURA) preserves and enables easy and open access to all
types of digital content. It showcases Brunel's research outputs.
Research contained within BURA is open access, although some publications may be subject
to publisher imposed embargoes. All awarded PhD theses are also archived on BURA.
Please use this identifier to cite or link to this item:
http://bura.brunel.ac.uk/handle/2438/3626| Title: | Parallelised max-log-MAP model |
| Authors: | Loo, KK |
| Keywords: | Turbo code;DSP;Implementation;Max-log-map |
| Issue Date: | 2002 |
| Publisher: | IEEE |
| Citation: | Electronics Letters 38(17): 971-972, Aug 2002 |
| Abstract: | A paralleliscd max-Log-MAP model (P-max-Log-MAP) that exploits the sub-word parallelism and very long instruction word architccture of a microprocessor or a digital signal processor (DSP) is presented. The proposed model rcduccs considerably thc computational complexity of the max-Log-MAP algorithm; valid therefore facilitates easy implementation. |
| URI: | http://bura.brunel.ac.uk/handle/2438/3626 |
| ISSN: | 0013-5194 |
| Appears in Collections: | Electronic and Electrical Engineering Dept of Electronic and Electrical Engineering Research Papers |
Items in BURA are protected by copyright, with all rights reserved, unless otherwise indicated.