Please use this identifier to cite or link to this item:
Title: Generating a checking sequence with a minimum number of reset transitions
Authors: Hierons, RM
Ural, H
Keywords: Finite state machine;Checking sequence generation;Reset transition;Distinguishing sequence;Optimisation
Issue Date: 2010
Publisher: Springer
Citation: Automated Software Engineering 17(3): 217-250, Sep 2010
Abstract: Given a finite state machine M, a checking sequence is an input sequence that is guaranteed to lead to a failure if the implementation under test is faulty and has no more states than M. There has been much interest in the automated generation of a short checking sequence from a finite state machine. However, such sequences can contain reset transitions whose use can adversely affect both the cost of applying the checking sequence and the effectiveness of the checking sequence. Thus, we sometimes want a checking sequence with a minimum number of reset transitions rather than a shortest checking sequence. This paper describes a new algorithm for generating a checking sequence, based on a distinguishing sequence, that minimises the number of reset transitions used.
ISSN: 0928-8910
Appears in Collections:Computer Science
Dept of Computer Science Research Papers
Software Engineering (B-SERC)

Files in This Item:
File Description SizeFormat 
Fulltext.pdf329.53 kBAdobe PDFView/Open

Items in BURA are protected by copyright, with all rights reserved, unless otherwise indicated.